Constructive Analysis of Cyclic Circuits ( EDTC , Paris , March 1996 )
نویسندگان
چکیده
Traditionally, circuits with combinational loops are found only in asynchronous designs. However, combinational loops can also be useful for synchronous circuit design. Combinational loops can arise from high-level language behavioral compiling, and can be used to reduce circuit size. We provide a symbolic algorithm that detects if a sequential circuit with combinational loops exhibits standard synchronous behavior, and if so, produces an equivalent circuit without combinational loops. We present applications to hardware and software synthesis from the Esterel synchronous programming language.
منابع مشابه
Direct Synthesis of Hazard-Free Asynchronous Circuits from STGs Based on Lock Relation and BG-Decomposition Approach
A new realization algorithm is proposed t o synthesize asynchronous hazard-free circuits directly from STGs with underlying free-choice Petri nets. Based on signal lock relation and MG-decomposition approach, the synthesis method does not use state diagram and thereby maintains problem size polynomially proportional to the number of signal only. Moreover, the synthesized circuits are guaranteed...
متن کاملTiming Analysis of Combinational Circuits using ADD's
This paper presents a symbolic algorithm to perform timing analysis of combinational circuits which takes advantage of the high compactness of representation of the Algebraic Decision Diagrams (ADD's). The procedure we propose, implemented as an extension of the SIS synthesis system, is able to provide more accurate timing information than any other method presented so far; in particular, it is...
متن کاملConnection error location and correction in combinational circuits
Ayman M. Wahba Dominique Borrione Mod elisation et V eri cation des Syst emes Digitaux, TIMA Laboratory, BP 53, 38041 Grenoble Cedex 9, France Abstract We present new diagnostic algorithms for localizing connection errors in combinational circuits. Three types of errors are considered: extra, missing, and bad connection errors. Special test patterns are generated to rapidly locate the error. Th...
متن کاملControl Path Oriented Verification of Sequential Generic Circuits with Control and Data Path
Usually, digital circuits are split up into control and data path as there are speciic synthesis methods for controllers and operation units. However, all known approaches to hardware veriication which make use of this fact, model the operation unit also as a nite-state machine. This leads to enormous space requirements which limit the applicability of these approaches. In order to avoid this, ...
متن کاملCompiled Unit-delay Simulation for Cyclic Circuits
Three techniques are presented for handling cyclic circuits in a compiled unit-delay simulation. These techniques are based on the PC-set Method and the Parallel Technique of compiled unit-delay simulation. The first technique, called the Synchronous Parallel Technique, is applicable only to synchronous circuits, but provides significant performance improvements over interpreted unit-delay simu...
متن کامل